Regviz

NXP Semiconductors /LPC5410x /SYSCON /AHBCLKCTRL1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHBCLKCTRL1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC5410x/SYSCON/AHBCLKCTRL1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MRT)MRT 0 (RIT)RIT 0 (SCT0)SCT0 0RESERVED0 (FIFO)FIFO 0 (UTICK)UTICK 0RESERVED0 (TIMER2)TIMER2 0RESERVED 0 (TIMER3)TIMER3 0 (TIMER4)TIMER4 0RESERVED

Description

AHB Clock control 1

Fields

MRT

Enables the clock for the Multi-Rate Timer. 0 = Disable; 1 = Enable.
RIT

Enables the clock for the repetitive interrupt timer. 0 = Disable; 1 = Enable.
SCT0

Enables the clock for SCT0. 0 = Disable; 1 = Enable.
RESERVED

Reserved. Read value is undefined, only zero should be written.
FIFO

Enables the clock for system FIFOs. 0 = Disable; 1 = Enable.
UTICK

Enables the clock for the Micro-tick Timer. 0 = Disable; 1 = Enable.
RESERVED

Reserved. Read value is undefined, only zero should be written.
TIMER2

Enables the clock for Timer 2. 0 = Disable; 1 = Enable.
RESERVED

Reserved. Read value is undefined, only zero should be written.
TIMER3

Enables the clock for Timer 3. 0 = Disable; 1 = Enable.
TIMER4

Enables the clock for Timer 4. 0 = Disable; 1 = Enable.
RESERVED

Reserved. Read value is undefined, only zero should be written.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data